


FIG. 2



The diagram illustrates a multi-processor system 19. At the top, an Input Bus and an Output Bus are shown. The system is divided into several functional blocks. On the left, a Scheduler Interface 100 is connected to a Scheduler Interface Controller 98. Below this, a Data Store Memory 17 is shown, consisting of six slices (0 to 5). Each slice contains a DDR DRAM and a DRAM Control block. A Datastore Arbitrator 108 is connected to these slices. A Receiver Controller 104 is connected to the Input Bus and the Datastore Arbitrator 108. A Buffer Acceptance & Accounting block 96 is connected to the Datastore Arbitrator 108 and the NP Interface Controller 74. The NP Interface Controller 74 is connected to the Output Bus and the Scheduler Interface Controller 98. A Transmit Controller 110 is connected to the Output Bus. The system also includes a G-FIFO Arbitrator 93, an FCB Arbitrator 88, a BCB Arbitrator 80, and a BCB lists QDR SRAM 86. A TP/TB QDR SRAM 94 is also present. The system is connected to an NPC Interface 78.

FIG. 4




FIG. 5




FIG. 5A




FIG. 6




FIG. 7






FIG. 8




FIG. 9

